

Q.P. Code: 541502

(3 Hours) [Total Marks: 80 Question No.1 is compulsory. N.B.:(1)Solve any three questions out of remaining five questions. Assume suitable data if necessary. (3) Attempt any four out of five questions. 5 (a) Explain Von Neumann architecture in detail. 5 (b) Explain various pipeline hazards with example. (c) Differentiate between Computer Organization & Architecture. 5 (d) Explain Flynn's Classification. 5 (e) What are the differences between RISC and CISC processors. (a) Convert (127.125)₁₀ in IEEE-754 single and double precision floating point 10 representation. (b) Explain micro instruction sequencing and execution. 10 (a) Calculate the hit and miss using various page replacement policies LRU, 10 3. OPTIMAL, FIFO for following sequence (page frame size = 3) 4, 7, 3, 0, 1, 7, 3, 8, 5, 4, 5, 3, 4, 7 State which one is best for above example? (b) Explain the importance of multiple bus hierarchies with the help of suitable 10 diagram. (a) Describe Hardwired Control Unit and specify its advantages. 10 (b) Describe the characteristics of Memory. 10 (a) Explain DMA based data transfer technique for I/O devices. 5. 10 (b) Multiply (-7) with (4) by using Booth's algorithm of Multiplication. 10 Write short notes on (any four): 20 Types of ROM (a) (b) Cache Coherency

Scanner

Interrupt driven I/O

Nano Programming